The Office Action of October 6, 2005 has been reviewed and carefully considered. Claims 56-59, 65, 66 and 68 have been amended and claim 64 has been canceled. Claims 56-63 and 65-68 are pending.

In paragraph 2 on page 2 of the Office Action, claim 56 was objected to because of certain informalities.

Applicant respectfully traverses the objection, but in the interest of expediting prosecution has amended the claim as suggested to overcome the objection. Applicant respectfully submits that the amendment to claim 56 does not narrow the scope of the claim.

In paragraph 3 on page 2 of the Office Action, claim 65 was objected to because of certain informalities.

Applicant respectfully traverses the objection, but in the interest of expediting prosecution has amended the claim as suggested to overcome the objection. Applicant respectfully submits that the amendment to claim 65 does not narrow the scope of the claim.

On page 2 of the Office Action, the drawings were objected to for not showing every claim limitation. In particular, the Office Action indicated that "a peripheral device means" and "peripheral device processing", as recited in claim 64, were not shown in the drawings.

Applicant respectfully traverses the objection, but in the interest of expediting prosecution have canceled claim 64. Thus, the objection to the drawings is moot.

In paragraph 4 on page 3 of the Office Action, claims 56-68 were rejected under § 112, first paragraph as failing to comply with the written description requirements. The Office Action indicated that "discrete host" was not described in the specification.

. 7

Applicant respectfully traverses the rejections, but in the interest of expediting prosecution has amended the claim to overcome the objection. Applicant respectfully submits that the amendments do not narrow the scope of the claim.

In paragraph 5 on page 3 of the Office Action, claim 64 was rejected under § 112, first paragraph as failing to comply with the written description requirements. The Office Action indicated that "a peripheral device means" and "peripheral device processing" were not described in the specification.

Applicant respectfully traverses the rejection, but in the interest of expediting prosecution have canceled claim 64. Thus, the rejection to the claims is moot.

In paragraph 6 on page 4 of the Office Action, claims 66-67 were rejected under § 112, second paragraph as being indefinite. The Office Action indicated that claims 64 and 66 recited identical limitations. In addition, claims 66 and 67 recited "The method of claim 64", but claim 64 is not a method claim. ĺ

Applicant respectfully traverses the rejection, but in the interest of expediting prosecution have canceled claim 64. Thus, the rejection to the claims is moot.

In paragraph 7 on page 5 of the Office Action, claims 56-59 and 64 were rejected under § 102(e) as being anticipated by Micalizzi, Jr. et al. In paragraph 8 on page 7 of the Office Action, claims 65-68 were rejected under § 103(a) over Micalizzi, Jr. et al. in view of Nelson et al.

In paragraph 9 on page 11 of the Office Action, claims 60-63 were objected to as being dependent upon a base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Applicant respectfully traverses the rejections, but in the interest of expediting prosecution has amended the claims.

Appl. No. 10/042,809

SJO920010074US1/(IBMS.040US01-0543)

Amdt. Dated January 6, 2006

Reply to Office Action of October 6, 2005

Micalizzi, Jr. et al. describe a host bus adapter that is provided with an input logic, output logic and a processor that work together to process commands from a host. The input logic and output logic reduce the processing by the processor of the host bus adapter during retrieval of commands from the host. However, the processor of the host bus adapter is still involved in the retrieval of commands from the host. For example, according to Micalizzi, Jr. et al., firmware is executed by the processor 122 to process I/O requests and I/O commands from the host microprocessor 104 (column 3, lines 50-52). Further, according to Micalizzi, Jr. et al., processor 122 is further coupled to the inbound logic 202 and to the outbound logic 204 so as to update pointer values in the filled list or the free list that is associated with a logic unit (column 4, lines 25-28). In column 6, lines 18-19, Micalizzi, Jr. et al. states that processor 122 allocates space for I/O request frames. Still further, column 6, lines 30-35, Micalizzi, Jr. et al. states that the inbound logic 202 starts from the initialization state 502 where it waits for the adapter processor 122 to set up the request free list 302 such that at least one index to an I/O buffer is available, wherein the adapter processor 122 then loads the request free list 302 and the inbound logic 202 moves to a mailbox check state 504. Additional examples of involvement by the processor 122 in moving commands from the host could be cited.

Thus, it can be seen that, while the load on the processor 122 in processing commands from the host memory is reduced by the input and output logic, the input and output logic do not retrieve host commands from the host memory without the use of the processor of a peripheral device. Rather, the processor 122, as described by Micalizzi, Jr. et al., is involved in the retrieval process. Moreover, because the processor 122, as described by Micalizzi, Jr. et al., is involved in the retrieval process, the input and output logic cannot be said to asynchronously transfer host commands from host memory to the processor of the peripheral device.

Micalizzi, Jr. et al..

Nelson fails to overcome the deficiencies of Micalizzi, Jr. et al. Nelson describes a

process for providing communication between controllers. According to Nelson, a portion of

memory in each controller is designated as a messaging mailbox which is read and written by the

owning controller but only read by the remote controller. Interrupt signals and timer based

polling are used as a dual means for detecting communication requests and replies between the

controllers. However, Nelson fails to disclose, teach or suggest a host messaging unit for

retrieving host commands from a host memory of a host separate from the host messaging unit

without the use of the processor of a peripheral device. Nelson does not even suggest how to

asynchronously transfer host commands from a host memory to the processor of the peripheral

device.

Accordingly, Applicant respectfully submits that Micalizzi, Jr. et al. and Nelson, alone or

in combination, fail to disclose, teach or suggest Applicant's invention as recited in the amended

claims. Thus, Applicant respectfully requests that the rejection of the claims be withdrawn.

Dependent claims 57-63 and 66-67 are also patentable over the references, because they

incorporate all of the limitations of the corresponding independent claims 56 and 65. Further,

dependent claims 57-63 and 66-67 recite additional novel elements and limitations. Applicants

reserve the right to argue independently the patentability of these additional novel aspects.

Therefore, Applicants respectfully submit that dependent claims 57-63 and 66-67 are patentable

over the cited patent.

10

Appl. No. 10/042,809 SJO920010074US1/(IBMS.040US01-0543) Amdt. Dated January 6, 2006 Reply to Office Action of October 6, 2005

On the basis of the above amendments and remarks, it is respectfully submitted that the claims are in immediate condition for allowance. Accordingly, reconsideration of this application and its allowance are requested.

If a telephone conference would be helpful in resolving any issues concerning this communication, please contact Attorney for Applicant, David W. Lynch, at 423-757-0264.

Respectfully submitted,

Chambliss, Bahner and Stophel 1000 Tallan Building Two Union Square Chattanooga, TN 37402 423-757-0264

Name: David W. Lynch

Reg. No.: 36,204